

FIG.1

0930577.081501

FIG.2A





FIG.2B






FIG.3A





FIG.3B

**FIG.4**




FIG.5

0	ADF	10	11	26	27	42	43	52
	ADF							
	ADF							
	DID							
	SDID							
	Data count							
	Line No.0							
	Line No.1							
	Line No.CRC 0							
	Line No.CRC 1							
	CODE&AAI							
	Destination address							
	Source address							
	Block type							
	CRC flag							
	Data extend flag							
	Reserved 0							
	Reserved 1							
	Reserved 2							
	Reserved 3							
	Header CRC 0							
	Header CRC 1							
	Check sum							

FIG.6




FIG.7A




FIG.7B

8/16

0	ADF	8	9	14	15	16	17
	ADF						
	ADF						
	DID						
	SDID						
	Data count						
	AF (UDW0)						
	RATE (UDW1)						
	ACT (UDW2)						
	DEL m-m (UDW 3-8)						
	RSRV (UDW 9-10)						
	Check sum						

FIG.8

0	ADF	5	6	21	22
	ADF				
	ADF				
	DID				
	DBN				
	Data count				
	UDW 0-15				
	Check sum				

FIG.9

9/16




FIG.10




FIG.11

BIT	
7	Reserved
6	Reserved
5	Reserved
4	Contents information
3	Combination of the memory address
2	
1	
0	

FIG.12

FIG.13A





FIG.13B






FIG.14




FIG.15

13/16

FIG.16A




FIG.16B




FIG.16C




FIG.17A




FIG.17B




FIG.17C




FIG.18A




FIG.18B




FIG.18C



FIG.18D




FIG.19A




FIG.19B

